M5 STACK CORE POWER MANAGEMENT

Title: M5 STACK CORE POWER MANAGEMENT

Date: 2017/12/6

File: C:UsersA1-PWR.SchDoc

Drawn By: Han Shihao

Be careful that this customized IP5306 was designed to communication with ESP32 through IIC. IIC address is 0x75.

5V 2.4A Sync Boost 2.1A Sync Buck Charger


Link for Datasheet: http://198.13.102.98/yingrenic_support/X1000_X1000E_X1500/02_HW/00_Halley2/Halley2_coreV3.0_baseV2.006Datasheet/PMIC/EA3036_1.0_2014_Sep.pdf


Be careful that this customized IP5306 was designed to communication with ESP32 through IIC. IIC address is 0x75.

5V 2.4A Sync Boost 2.1A Sync Buck Charger


Link for Datasheet: http://198.13.102.98/yingrenic_support/X1000_X1000E_X1500/02_HW/00_Halley2/Halley2_coreV3.0_baseV2.006Datasheet/PMIC/EA3036_1.0_2014_Sep.pdf


Be careful that this customized IP5306 was designed to communication with ESP32 through IIC. IIC address is 0x75.
For USB-PD Recognition

Auto-download Circuit

Original: https://github.com/nodemcu/nodemcu-devkit
Figure 3. The block diagram of NS4148